Summary Page for Individual Report
| Date: December 5, 2006 |
Team: Team EFI
|
Table of Contents |
 |
| Author: Jason England |
(format taken from Shane Peterson of Team Hexaball ‘05)
Problem Statement:
In designing a new test cell for the Titan-40w surge suppressor, a docking port for performing surge tests is required. 3 LED’s are located on the Titan-40w which light red or green (pass/fail) as tests are conducted on the surge suppressor to see if it will actually block & dissipate an unexpected voltage surge. “My thing” incorporates designing the docking mechanism needed to take the test readings from the LED’s.
This is an important function as the autonomous readings taken from the LED’s are dictate whether a unit passes or fails the readiness tests required for introduction into industry.
Summary of Approach:
My approach involved concept generation of as many designs as possible. These designs were to be created within the boundaries set forth by EFI Electronics. Several existing docking mechanisms were looked at, and their designs modified to meet the needs of the Titan-40w. After these concepts were created, the down-select process produced only those designs that would fit the specifications of the project. These final designs were analyzed and compared through a selection matrix, using the defined crieria, that would determine the ideal design for the Titan-40w docking port.
Summary of Results:
Using the decision matrix, the remaining designs were examined under the following criteria:
- Safety
- Cost
- Environmental
- Manufacturing
- Time to run
Based on the results of the decision matrix, the ideal design was determined.
Lessons Learned:
This project has provided many lessons and experience. These include:
1. This stuff we learn in school actually applies in life!
2. The bottom dollar trumps all.
3. Time is of the essence.
4. To reach the dream, work as a TEAM.
Appendix:
The appendix contains projects sketches and lab notebook entries from throughout the semester. These include team meeting notes, design diagrams, and schematics.